

K P S R O L M**POK O**

- Wide Input Voltage Range: 2.7V-12V
- Wide Output

ILIM

8



t, Vout=9V

Figure 2. SCT1271 Efficiency vs Load Current, Vin=3.6V

=9V)

Figure 4. Line Regulation, Vout=9V

e

Figure 6. Switching Frequency VS Setting Resistance

P M S K L M N K K

SW




Figure 7. Functional Block Diagram

(minimum 0.4V). An internal 750KΩ resistor connects EN pin to the ground. Floating EN pin automatically disables the device.

The SCT1271 features fixed 4ms soft start to prevent inrush current during power-up.

Adjustable Peak Current Limit

The SCT1271 boost converter implements cycle-by-cycle peak current limit function with sensing the internal low-side power MOSFET Q1 during overcurrent condition. While the Q1 is turned on, its conduction current is monitored by the internal sensing circuitry. Once the low-side MOSFET Q1 current exceeds the limit, it turns off immediately. An external resistor connecting ILIM pin to ground sets the low-side MOSFET Q1 peak current limit threshold. Use Equation 1 or Figure 5 to calculate the peak current limit.

$$I_{LIM} = \frac{V_{ILIM}}{R_{LIM}} \quad (1)$$

where:

- I_{LIM} is the peak current limit
- R_{LIM} is the resistance between ILIM pin to grnd.

This current limit function is realized by detecting the current flowing through the low-side MOSFET. The current limit feature loses function in the output hard short circuit conditions. At normal operation, when the output hard shorts to ground, there is a direct path to short the input voltage through high-side MOSFET Q2 or its body diode even the Q2 is turned off. This could damage the circuit components and cause catastrophic failure at load circuit.

Adjustable Switching Frequency

The SCT1271 features a wide adjustable switching frequency ranging from 200kHz to 2.2MHz. The switching frequency is set by a resistor connected between the FSW pin and the GND pin of SCT1271. Do not leave the FSW pin open. Use Equation 2 to calculate the resistor value required for a desired frequency.

$$R_{FSW} = \frac{V_{IN} - V_{OUT}}{I_{FSW}} \quad (2)$$

where:

- f_{SW} is the desired switching frequency
- $T_{DELAY} = 70 \text{ ns}$
- $C_{FREQ} = 6 \text{ pF}$
- V_{IN} is the input voltage
- V_{OUT} is the output voltage

Over Voltage Protection (VOUT pin)

The SCT1271 features VOUT pin over voltage protection. If the VOUT pin is above 13.2V typical, the device stops switching immediately until the VOUT pin drops below 12.92V.

and reaches a threshold with respect to the peak current of $I_{LIM} / 10$, the output of the error amplifier is clamped at this value and does not decrease any more. If the load current is smaller than what the SCT1271 delivers, the output voltage increases above the nominal setting output voltage. The SCT1271 extends its off time of the switching period to deliver less energy to the output and regulate the output voltage to 1.0% higher than the nominal setting voltage. With the PFM operation mode, the SCT1271

K **SMK S** S P K S

Typical Application




Figure 8. One Cell Battery Input, 9V/2A (20W) Output

Design Parameters	
Design Parameters	Example Value
Input Voltage	3.0V to 4.35V
Output Voltage	9V
Output Current	2A
Output voltage ripple (peak to peak)	100mV
Switching Frequency	500 kHz
Operation Mode	PFM

Switching Frequency

The resistor connected from FSW to GND sets switching frequency of the converter. The resistor value required for a desired frequency can be calculated using equation 3. High frequency can reduce the inductor and output capacitor size with the tradeoff of more thermal dissipation and lower efficiency.

$$R_{FREQ} = \frac{1}{f_{SW} \cdot C_{FREQ}} \quad (3)$$

where:

- f_{SW} is the desired switching frequency
- $T_{DELAY} = 70 \text{ ns}$
- $C_{FREQ} = 6 \text{ pF}$
- V_{IN} is the input voltage
- V_{OUT} is the output voltage

F _{SW}	R _{FREQ}
200 KHz	1240 KΩ
370 KHz	523 KΩ
560 KHz	309 KΩ
860 KHz	180 KΩ
1000 KHz	150 KΩ
2000 KHz	57 KΩ

Peak Current Limit

Using the correct external resistor at ILIM pin sets the peak input current. Table 2 shows the resistor value for inductor peak current limit. For a typical current limit of 9.5A, the resistor value is 84KΩ. The minimum current limit must be higher than the required peak switch current at lowest input voltage and the highest output power not to hit the current limit and still regulate the output voltage.

$$R_{LIM} = \frac{V_{IN}}{I_{LIM}} \quad (4)$$

where:

- I_{LIM} is the peak current limit
- R_{LIM} is the resistance of ILIM pin to ground

I _{LIM}	R _{LIM}
9.5 A	84 KΩ
8 A	100 KΩ
5.6A	142 KΩ
4A	200 KΩ

Output Voltage

The output voltage is set by an external resistor divider R3 and R4 in typical application schematic. A minimum current of typical 20uA flowing through feedback resistor divider gives good accuracy and noise covering. The value of R3 can be calculated by equation 5.

$$R_3 = \frac{V_{REF} \cdot R_4}{V_{OUT} - V_{REF}} \quad (5)$$

where:

- V_{REF} is the feedback reference

Inductor Selection

The performance of inductor affects the power supply's steady state operation, transient behavior, loop stability, and boost converter efficiency. The inductor value, DC resistance, and saturation current influences both efficiency and the magnitude of the output voltage ripple. Larger inductance value reduces inductor current ripple and therefore leads to lower output voltage ripple. For a fixed DC resistance, a larger value inductor yields higher efficiency via reduced RMS and core losses. However, a larger inductor within a given inductor family will generally have a greater series resistance, thereby counteracting this efficiency advantage.

Inductor values can have $\pm 20\%$ or even $\pm 30\%$ tolerance with no current bias. When the inductor current approaches

calculations and bench evaluation. In this application, the Wurth-Elektronix 's inductor 744313220 is used on SCT1271 evaluation board.

Table 4. Recommended Inductors

Part Number	L (uH)	DCR Max (mΩ)	Saturation Current/Heat Rating Current (A)	Size Max (LxWxH mm)	Vendor
744325180	1.8	3.5	18 / 14	10.5 x 10.2 x 4.7	Wurth Elektronik
744311150	1.5	7.2	14 / 11	7.3 x 7.2 x 4.0	Wurth Elektronik
744311220	2.2	12.5	13 / 9	7.3 x 7.2 x 4.0	Wurth Elektronik
744313220	2.2	5.7	18 / 14	12.9 x 12.8 x 3.3	Wurth Elektronik
CDMC8D28NP-1R8MC	1.8	12.6	9.4 / 9.3		

Loop Stability

An external loop compensation network comprises resistor R5, ceramic capacitors C5 and C6 connected to the COMP pin to optimize the loop response of the converter. The power stage small signal loop response of constant off time with peak current control can be modeled by equation 11.

(18)

If the calculated value of C6 is less than 10pF, it can be left open. Designing the loop for greater than 45 °of phase margin and greater than 10-dB gain margin eliminates output voltage ringing during the line and load transient.

Application Waveforms

Vin=3.6V, Vout=9V, unless otherwise noted

Figure 9. Power up

Figure 10. Power down

Figure 11. EN Power up (Iload=2A)

Figure 12. EN Power down(2A)

Figure 13. EN toggle (Iload=2A)

Figure 14. EN toggle (Iload=10mA)

Application Waveforms(continued)

$V_{in}=3.6V$, $V_{out}=9V$, unless otherwise noted




Figure 15. Load transient (0.2A-1.8A, 1.6A/us)








Figure 16. Load transient (0.5A-1.25A, 1.6A/us)

Figure 17. Steady state ($I_{load}=0A$, PFM)Figure 18. Steady state ($I_{load}=150mA$, PFM)Figure 19. Steady state ($I_{load}=2A$)Figure 20. Thermal, $V_{in}=3.6V$, $V_{out}=9V$, $I_{load}=2A$

Layout Guideline

The regulator could suffer from instability and noise problems without careful layout of PCB. Radiation of high-frequency noise induces EMI, so proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize coupling. The input capacitor needs to be close to the VIN pin and ground pad to reduce the input supply ripple.

The most critical current path for all boost converters is from the switching FET, through the rectifier FET, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise time and fall time, and should be kept as short as possible. Therefore, the output capacitor needs not only to be close to the VOUT pin, but also to the GND pin to reduce the overshoot at the SW pin and VOUT pin. The placement and ground trace for

Thermal Considerations

The maximum IC junction temperature should be restricted to 150 °C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using Equation 19.

$$\text{_____} \quad (19)$$

where

- T_A is the maximum ambient temperature for the application.
- $R_{\theta JA}$

